Skip to content
Commit 9f55eb92 authored by Fugang Duan's avatar Fugang Duan Committed by Shawn Guo
Browse files

ARM: imx6ul: add fec bits to GPR syscon definition 



FEC requires additional bits to select refrence clock.

Signed-off-by: default avatarFugang Duan <B38611@freescale.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent cec13c26
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment