msm: pcie: fix PCIe L0s and L1 ASPM support
Correct PCIe capability base address when checking
child L0s and L1 capability.
Change-Id: I7c5e5c8d4b1fdbc62e4e4b47f9ad15305f17a5cc
Signed-off-by: Tony Truong <truong@codeaurora.org>
Loading
Please register or sign in to comment