Skip to content
Commit 875d90b2 authored by Viswanadha Raju Thotakura's avatar Viswanadha Raju Thotakura Committed by Soundrapandian Jeyaprakash
Browse files

msm: camera: Add memory barrier for CSIPHY registers 



Add memory barrier to sequence the register writes.

Change-Id: Ide80d61b2626cace2ff4c541fe8fb33dea378c13
Signed-off-by: default avatarViswanadha Raju Thotakura <viswanad@codeaurora.org>
Signed-off-by: default avatarSoundrapandian Jeyaprakash <jsoundra@codeaurora.org>
parent cdd957e9
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment