Skip to content
Commit 5e7abaf6 authored by Pavan Kumar Chilamkurthi's avatar Pavan Kumar Chilamkurthi
Browse files

ARM: dts: msm: Add missing turbo clk control level for sdm845



csid-lite node needs to have svs, turbo clock level, turbo string
is missing from clock cntl level which will result in failing
probe of csid-lite device. Fix this by adding the turbo level
in supported clk control strings.

Change-Id: I41bf5807cdc21641f349dde86e756dba9344bb5e
Signed-off-by: default avatarPavan Kumar Chilamkurthi <pchilamk@codeaurora.org>
parent 064143a8
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment