Skip to content
Commit d2982748 authored by Thierry Reding's avatar Thierry Reding
Browse files

drm/tegra: dc: Check for valid parent clock



Check that the desired parent clock is indeed a valid parent for the
display controller clock. This is purely cosmetic at this point since
the parent clocks are specified in DT and all the currently defined
parents are in fact valid parents of the display controller clock.

Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 13a7a6ac
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment