Skip to content
GitLab
Explore
Sign in
Register
Commit
05f1a0a7
authored
Jun 08, 2021
by
Spandan Das
Committed by
Gerrit Code Review
Jun 08, 2021
Browse files
Merge "Port module_partition logic for RRO from Make to Soong"
parents
9eb611a3
5d1b929f
Loading
Loading
Loading
Changes
3
Hide whitespace changes
Inline
Side-by-side
Loading
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment